

RESUME



Dr. MAISAGALLA GOPAL

Ph.D., IIT Indore,

Email: maisagallagopal.nitj@gmail.com,
mgopal87@nitk.edu.in

Career Objective:

To be the part of a global organization with exciting challenges and to work in a multi-disciplinary and highly motivated team where my conceptual, analytical and problem-solving skills related to CMOS VLSI device/circuit, Layout and ASIC designs and their applications can be effectively utilized and enhanced towards growth of the organization.

Educational Qualifications:

- **Ph.D. (VLSI Design) from Indian Institute of Technology Indore (IITI), Indore, India**
- **M. Tech. (VLSI Design) from DR. B. R. Ambedkar National Institute of Technology Jalandhar (NITJ), Jalandhar Punjab, India.**
- **B. Tech. (Electronics & Communication Engineering) from JNTU Hyderabad.**

Areas of Interest:

- Material-Device-Circuit Co-design for Robust SRAM Cell
- Advanced MOS Devices modelling and simulation
- Steep Switching Devices
- Digital Integrated Circuit Design
- Reliable and Secure Circuits
- SRAM / ReRAM based In-Memory-Computing

Awards / Fellowships:

- Recipient of Ministry of Human Resource Development (MHRD) Fellowship during the Ph.D. programme at Indian Institute of Technology Indore (IITI), MP, India.
- Recipient of Ministry of Human Resource Development (MHRD) Fellowship during the M. Tech from the period July 2011 to July 2013 at DR B. R Ambedkar National Institute of Technology Jalandhar (NITJ), Punjab, India.

Workshops/FDPs/TEDPs Conducted:

- Conducted a 5 - day FDP on Recent Trends in VLSI and MEMS, 3-7 June 2024 at IIIT Kottayam

Professional Experience

- Worked as a Asst. Professor, Grade-II at Indian Institute of Information Technology Kottayam (IIIT Kottayam), Kerala from 7th December 2023 to 10th December 2024.
- Worked as a Asst. Professor at Sumathi Reddy Institute of Technology for Women, Warangal from 19-12-2018 to 30-11-2023.
- Worked as a Asst. Professor at Vignans University, AP, from 17-07-2013 to 30-04-2014.

Publications:

Journals

- 1). Maisagalla Gopal, Vishal Sharma and Santosh Kumar Vishvakarma “*Evaluation of Static Noise Margin (SNM) of 6T SRAM Cell using SiGe/SiC Asymmetric Dual-k Spacer FinFETs*” IET Micro & Nano Letters, Volume 12, Issue 12, pp. 1028 – 1032, December 2017.
- 2). Maisagalla Gopal, Vishal Sharma and Santosh Kumar Vishvakarma, “*SiGe Asymmetric Dual-k Spacer FinFETs-based 6T SRAM Cell to Mitigate Read-Write Conflict,*” Journal of Nanoelectronics and Optoelectronics (JNO), ASP, Volume 13, No. 5, pp. 467-471, April 2018.
- 3). Maisagalla Gopal, Atul Awadhiya, Nandakishor Yadav, Santosh Kumar Vishvakarma and Vaibhav Neema “*Impact of Varying Carbon Concentration in SiC S/D Asymmetric Dual-k Spacer for High Performance and Reliable FinFET,*” Journal of Semiconductors, IOP, Volume 39, No. 9, pp. 1-6, September 2018.
- 4). Vishal Sharma, Maisagalla Gopal, Pooran Singh and Santosh Kumar Vishvakarma, “*A 220mV Robust Read-Decoupled Partial Feedback Cutting based Low-Leakage 9T SRAM for Internet of Things (IoT) Applications,*” International Journal of Electronics and Communications, Elsevier, Volume 87, pp. 144-157, April 2018.
- 5). Vishal Sharma, Maisagalla Gopal, Pooran Singh, Santosh Kumar Vishvakarma and Shailesh Singh Chouhan, “*A robust, ultra-low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications,*” Analog Integrated Circuits and Signal Processing, Springer, Volume 98, pp. 331-346, February 2019.

6). Vishal Sharma, Pranshu Bisht, Abhishek Dalal, Maisagalla Gopal, Santosh Kumar Vishvakarma and Shailesh Singh Chouhan, “*Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications,*” International Journal of Electronics and Communications, Elsevier, Volume 104, pp. 10-22, May 2019.

7). Maisagalla Gopal, S. Umamaheshwar and Kommabatla Mahender, “*Aadhar Enabled Electronic Voting Mechanism*”, Journal of Mechanics of Continua and Mathematical Sciences, Volume 15, No. 7, pp. 40-46, July 2020.

8). Maisagalla Gopal and Balwinder Raj, “*8T SRAM Cell Design for Dynamic and Leakage Power Reduction*”, International Journal of Computer Applications (IJCA), Volume 71, No.9, pp. 43-48, May 2013.

9). Maisagalla Gopal and Balwinder Raj, “*Low power 8T SRAM cell design for high stability video applications*”, ITSI Transactions on Electrical and Electronics Engineering (ITSI-TEEE), Volume 1, Issue-5, pp. 91-97, July 2013.

Conferences

1). Maisagalla Gopal and S. K. Vishvakarma, “*Effect of Asymmetric Doping on Asymmetric underlap Dual-k Spacer FinFET*”, 12th IEEE India International Conference (INDICON-) on Electronics, Energy, Environment, Communications, Computer and Control, 17th- 20th December 2015, New Delhi.

2). Atul Awadhiya, Maisagalla Gopal, Tuhina Bhalla, S.K. Vishvakarma and Vaibhav Neema, “*Performance Analysis of SiC S/D with Symmetric Dual-k Spacer n-FinFET*”, 3rd IEEE International Conference on Microelectronics, Circuits and Systems (Micro2016), 9th-10th July 2016, Kolkata, India.

3). D. Sivasankar Prasad, Maisagalla Gopal, Ashish Raman and R. K. Sarin, “*Designing of Phase and Frequency Detector for low Jitter and high speed applications*”, IEEE International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO), 2015

4). Maisagalla Gopal, T. Chandra Prakash and N. Venkata Ramakrishna, “*IOT based Solar Power Monitoring System*”, International Conference on Recent Advancements in Engineering and Management (ICRAEM-2020), 9th -10th Oct.2020, Warangal, India (Scopus Indexed).

5). T. Chandra Prakash, Maisagalla Gopal and A. Chakradhar, “*Extensive Evaluation of the MIMO along with Sliced Multi Modulus Algorithm and Estimate Strategies in the Direction of MIMO OFDM Solutions*”, International Conference on Recent Advancements in Engineering and Management (ICRAEM-2020), 9th -10th Oct.2020, Warangal, India (Scopus Indexed).

- 6). S. Umamaheshwar, K. Mahender and Maisagalla Gopal, “*Novel Hybrid MIMO Detector for Spatial Multiplexed MIMO System*”, International Conference on Recent Advancements in Engineering and Management (ICRAEM-2020), 9th -10th Oct.2020, Warangal, India (Scopus Indexed).
- 7). Ch. Shiva Sai Prasad, B. Prabhanjan Yadav, Sallauddin Mohammad, Maisagalla Gopal and K. Mahender, “*Study of Threats Associated with Cloud Infrastructure Systems*”, International Conference on Recent Advancements in Engineering and Management (ICRAEM-2020), 9th - 10th Oct.2020, Warangal, India (Scopus Indexed).
- 8). Ch. Sidhardha, V. Srinivas, Maisagalla Gopal, M. Rajesh and K. Sudheer Kumar, “*Home Cloud Framework for Priority aware VM Allocation and Network Bandwidth Provisioning*”, International Conference on Recent Advancements in Engineering and Management (ICRAEM-2020), 9th -10th Oct.2020, Warangal, India (Scopus Indexed).
- 9). Gopal, M., Sharvani, Y., Prakash, T.C., Kumar, V.S., “*Performance Analysis of a Novel 8T SRAM Cell*,” International Conference on Research in Sciences, Engineering and Technology (ICRSET-2021), 12th -13thFeb, 2021, Warangal, India (Scopus Indexed).
- 10). Kanakam, R., Mohmmad, S., Sudarshan, E., Shabana, Gopal, M, “*A Survey on Approaches and Issues for Detecting Sarcasm on Social Media Tweets*,” International Conference on Research in Sciences, Engineering and Technology (ICRSET-2021), 12th -13th Feb, 2021, Warangal, India (Scopus Indexed).
- 11). Ghate, S., Sidhardha, C., Reddy, S.T., Gopal, M, “*Confidentiality Protecting in Open Auditing for Information Storage Safety in Cloud Environment*,” International Conference on Research in Sciences, Engineering and Technology (ICRSET-2021), 12th - 13th Feb, 2021, Warangal, India (Scopus Indexed).
- 12). Yedulapuram, S., Gopal, M., Rajeshwarrao, A., Swathi Sukhaveerji Ghate, N, “*Detecting Intruder by Robot using LPC 2148*,” International Conference on Research in Sciences, Engineering and Technology (ICRSET-2021), 12th -13th Feb, 2021, Warangal, India (Scopus Indexed).
- 13). Yedulapuram, S., Gopal, M., Rajeshwarrao, A., Swarnalatha, E., Sruthi, M “*Underground Cable Fault Detection*,” International Conference on Research in Sciences, Engineering and Technology (ICRSET-2021), 12th -13th Feb, 2021, Warangal, India (Scopus Indexed).
- 14). Yedulapuram, S., Gopal, M., Rajeshwarrao, A., Swarnalatha, E., Sruthi, M, “*Underground Cable Fault Detection*,” International Conference on Research in Sciences, Engineering and Technology (ICRSET-2021), 12th -13th Feb, 2021, Warangal, India (Scopus Indexed).